

U.S.S.N. 10/677,158

Claim Amendments

Please amend claims 1, 6, 9, 13, 15, and 19 as follows:

Please cancel claims 10 and 12 as follows:

Please add new claim 21 and 22 as follows:

REQUEST AVAIL ARIF COPY

U.S.S.N. 10/677,158

Claims as Amended

1. (currently amended) A method for creating a gate structure comprising a high-K gate dielectric stack to improve electric performance characteristics reduce interface states between a high-K gate dielectric and a gate electrode, comprising the steps of:

providing a gate dielectric layer stack comprising a binary oxide high-K gate dielectric over a silicon semiconductor substrate;

forming a polysilicon gate electrode layer over on the gate dielectric layer stack;

lithographically patterning and etching to form a gate structure; and,

carrying out at least one plasma treatment of the gate structure following formation of the gate structure, said at least one plasma treatment comprising a plasma source gas selected from the group consisting of H₂, N₂, O₂, and NH₃, and combinations thereof.

RECEIVED
AVAILABLE COPY

U.S.S.N. 10/677,158

BEST AVAILABLE COPY

2. (Original) The method of claim 1, further comprising the step of annealing the gate structure following the at least one plasma treatment.
3. (Original) The method of claim 2, wherein the step of annealing comprises a temperature of from about 600 °C to about 750 °C.
4. (Original) The method of claim 2, wherein the step of annealing comprises an ambient consisting essentially of nitrogen.
5. (Original) The method of claim 1, wherein the gate dielectric layer stack comprises a lowermost SiO₂ layer formed over the silicon substrate.
6. (currently amended) The method of claim 1, wherein the gate dielectric layer stack comprises a high-K material selected from the group consisting of tantalum oxides, titanium oxides, [l,] hafnium oxides, yttrium oxides, lanthanum oxides, zirconium oxides, and silicates and aluminates thereof.

U.S.S.N. 10/677,158

7. (Original) The method of claim 1, wherein the dielectric layer stack consists essentially of a lowermost SiO_2 layer and an overlying hafnium oxide layer.

8. (Original) The method of claim 7, wherein the hafnium oxide layer is formed according to an ALCVD method at a temperature of less than about 300 °C.

9. (currently amended) The method of claim 1, wherein the at least one plasma treatment consists of a plasma source gas is selected from the group consisting of hydrogen (H_2), and nitrogen (N_2), and combinations thereof.

10. cancelled

11. (Original) The method of claim 1, wherein the plasma treatment is carried out at a pressure of between about 100 mTorr and about 10 Torr.

12. cancelled.

13. (currently amended) A method for treating a gate structure comprising a high-K gate dielectric stack to improve flatband

REFT AVAILABLE COPY

U.S.S.N. 10/677,158

Voltage and threshold voltage characteristics of a CMOS device reduce interface states at a high-K gate dielectric/gate electrode interface comprising the steps of:

providing a gate dielectric layer stack comprising at least one high-K dielectric having a dielectric constant greater than about 10 over a silicon semiconductor substrate;

forming a polysilicon gate electrode layer over on the gate dielectric layer stack high-K dielectric;

lithographically patterning and etching to form a gate structure;

carrying out at least one plasma treatment of the gate structure following formation of the gate structure, said at least one plasma treatment comprising a plasma source gas selected from the group consisting of H₂, N₂, O₂, and NH₃, and combinations thereof; and,

annealing the gate structure following the at least one plasma treatment.

BEST AVAILABLE COPY

U.S.S.N. 10/677,158

14. (Original) The method of claim 13, wherein the step of annealing comprises a temperature of from about 600 °C to about 750 °C.

15. (currently amended) The method of claim 14, wherein the step of annealing comprises an ambient selected from the group consisting of H₂, N₂, O₂, and NH₃, and combinations thereof.

16. (Original) The method of claim 13, wherein the gate dielectric layer stack comprises a lowermost SiO₂ layer formed over the silicon substrate.

17. (Original) The method of claim 13, wherein the high-K dielectric is selected from the group consisting of tantalum oxides, titanium oxides, hafnium oxides, yttrium oxides, lanthanum oxides, zirconium oxides, and silicates and aluminates thereof.

18. (Original) The method of claim 13, wherein the gate dielectric layer stack consists essentially of a lowermost SiO₂ layer and an overlying hafnium oxide layer.

19. (currently amended) The method of claim 13, wherein the at

BEST AVAILABLE COPY

U.S.S.N. 10/677,158

least one plasma treatment consists of a plasma source gas consists essentially selected from the group consisting of hydrogen (H_2), nitrogen (N_2), and combinations thereof.

20. (Original) The method of claim 13, wherein the plasma treatment is carried out at a pressure of between about 100 mTorr and about 5 Torr.

21. (New) A method for treating a gate structure comprising a high-K gate dielectric stack to improve electric performance characteristics comprising the steps of:

providing a high-K gate dielectric layer over a semiconductor substrate;

forming a gate electrode layer on the high-K gate dielectric layer;

patternning said gate electrode layer and gate dielectric layer to form a gate structure; and,

providing a treatment of the gate structure following formation of the gate structure, said treatment selected from the

BEST AVAILABLE COPY

U.S.S.N. 10/677,158

group consisting of a thermal treatment and at least one plasma treatment, said treatment reducing interface states between the gate electrode layer and the high-K gate dielectric layer.

22. (new) The method of claim 21, wherein the treatment comprises a plasma treatment followed by the thermal treatment.

BEST AVAILABLE COPY